luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix design dump to correctly report cast operations.

This commit is contained in:
Martin Whitaker 2019-09-11 22:14:03 +01:00
parent c066e2d15c
commit a0ef6c4b62
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
design_dump.cc
View File

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 1998-2017 Stephen Williams (steve@icarus.com) * Copyright (c) 1998-2019 Stephen Williams (steve@icarus.com)
* *
* This source code is free software; you can redistribute it * This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU * and/or modify it in source code form under the terms of the GNU
@ -1711,7 +1711,7 @@ void NetECast::dump(ostream&fd) const
{ {
if (op_=='2') if (op_=='2')
fd << "bool<" << expr_width() << ">(" << *expr_ << ")"; fd << "bool<" << expr_width() << ">(" << *expr_ << ")";
else if (op_=='4') else if (op_=='v')
fd << "logic<" << expr_width() << ">(" << *expr_ << ")"; fd << "logic<" << expr_width() << ">(" << *expr_ << ")";
else else
NetEUnary::dump(fd); NetEUnary::dump(fd);