luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix for br942 - allow function declaration in VHDL architecture.

This commit is contained in:
Martin Whitaker 2013-12-11 22:59:20 +00:00
parent 819770a6c4
commit 9e25884f12
2 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
vhdlpp/architec_emit.cc
View File

@ -1,5 +1,5 @@
/* /*
* Copyright (c) 2011 Stephen Williams (steve@icarus.com) * Copyright (c) 2011-2013 Stephen Williams (steve@icarus.com)
* *
* This source code is free software; you can redistribute it * This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU * and/or modify it in source code form under the terms of the GNU
@ -97,6 +97,11 @@ int Architecture::emit(ostream&out, Entity*entity)
errors += emit_signals(out, entity, this); errors += emit_signals(out, entity, this);
errors += emit_variables(out, entity, this); errors += emit_variables(out, entity, this);
for (map<perm_string,Subprogram*>::const_iterator cur = cur_subprograms_.begin()
; cur != cur_subprograms_.end() ; ++ cur) {
errors += cur->second->emit_package(out);
}
for (list<Architecture::Statement*>::iterator cur = statements_.begin() for (list<Architecture::Statement*>::iterator cur = statements_.begin()
; cur != statements_.end() ; ++cur) { ; cur != statements_.end() ; ++cur) {

4
vhdlpp/parse.y
View File

@ -496,6 +496,10 @@ block_declarative_item
| constant_declaration | constant_declaration
| subprogram_declaration
| subprogram_body
| type_declaration | type_declaration
| use_clause_lib | use_clause_lib