luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Hook up output port part select properly. 

The output part select that is used to match a module port to a long
vector connected to it was wired incorrectly.
This commit is contained in:
Stephen Williams 2008-01-10 18:20:21 -08:00
parent f944d31353
commit 9d0cdc8ae9
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
elaborate.cc
View File

@ -804,11 +804,12 @@ NetNet*PGModule::resize_net_to_port_(Design*des, NetScope*scope,
if (tmp->vector_width() > sig->vector_width()) {
node = new NetPartSelect(tmp, 0, sig->vector_width(),
NetPartSelect::VP);
connect(node->pin(0), sig->pin(0));
} else {
node = new NetPartSelect(tmp, 0, sig->vector_width(),
node = new NetPartSelect(sig, 0, tmp->vector_width(),
NetPartSelect::PV);
connect(node->pin(0), tmp->pin(0));
}
connect(node->pin(0), sig->pin(0));
break;
case NetNet::PINPUT: