luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Generate code for < and <=.

This commit is contained in:
steve 2001-04-01 07:22:42 +00:00
parent c4e438d4ba
commit 9bce21ddb7
1 changed files with 52 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

53
tgt-vvp/eval_expr.c
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: eval_expr.c,v 1.8 2001/04/01 06:49:32 steve Exp $"
#ident "$Id: eval_expr.c,v 1.9 2001/04/01 07:22:42 steve Exp $"
#endif
# include "vvp_priv.h"
@ -189,6 +189,49 @@ static struct vector_info draw_binary_expr_land(ivl_expr_t exp, unsigned wid)
return lv;
}
static struct vector_info draw_binary_expr_le(ivl_expr_t exp, unsigned wid)
{
ivl_expr_t le = ivl_expr_oper1(exp);
ivl_expr_t re = ivl_expr_oper2(exp);
struct vector_info lv;
struct vector_info rv;
unsigned owid = ivl_expr_width(le);
if (ivl_expr_width(re) > owid)
owid = ivl_expr_width(re);
lv = draw_eval_expr_wid(le, owid);
rv = draw_eval_expr_wid(re, owid);
switch (ivl_expr_opcode(exp)) {
case 'L':
assert(lv.wid == rv.wid);
fprintf(vvp_out, " %%cmp/u %u, %u, %u;\n", lv.base,
rv.base, lv.wid);
fprintf(vvp_out, " %%or 5, 4, 1;\n");
break;
case '<':
assert(lv.wid == rv.wid);
fprintf(vvp_out, " %%cmp/u %u, %u, %u;\n", lv.base,
rv.base, lv.wid);
break;
default:
assert(0);
}
clr_vector(lv);
clr_vector(rv);
lv.base = 5;
lv.wid = 1;
assert(wid == 1);
return lv;
}
static struct vector_info draw_binary_expr_plus(ivl_expr_t exp, unsigned wid)
{
ivl_expr_t le = ivl_expr_oper1(exp);
@ -227,6 +270,11 @@ static struct vector_info draw_binary_expr(ivl_expr_t exp, unsigned wid)
rv = draw_binary_expr_eq(exp);
break;
case '<':
case 'L': /* <= */
rv = draw_binary_expr_le(exp, wid);
break;
case '+':
rv = draw_binary_expr_plus(exp, wid);
break;
@ -448,6 +496,9 @@ struct vector_info draw_eval_expr(ivl_expr_t exp)
/*
* $Log: eval_expr.c,v $
* Revision 1.9 2001/04/01 07:22:42 steve
* Generate code for < and <=.
*
* Revision 1.8 2001/04/01 06:49:32 steve
* Evaluate the logical AND operator.
*