luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vhdlpp: Emit '-' std_logic value as 'x'. 

Note: It is not a direct ("don't care" vs "unknown"), but I could not
find anything that suits better.
This commit is contained in:
Maciej Suminski 2014-10-10 16:08:23 +02:00
parent 95faed8e9d
commit 97df6183a9
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
vhdlpp/expression_emit.cc
View File

@ -821,6 +821,10 @@ int ExpString::emit_as_array_(ostream& out, Entity*, Architecture*, const VTypeA
assert(etype->type() == VTypePrimitive::STDLOGIC); assert(etype->type() == VTypePrimitive::STDLOGIC);
out << "z"; out << "z";
break; break;
case '-':
assert(etype->type() == VTypePrimitive::STDLOGIC);
out << "x";
break;
default: default:
cerr << get_fileline() << ": internal error: " cerr << get_fileline() << ": internal error: "
<< "Don't know how to handle bit " << value_[idx] << "Don't know how to handle bit " << value_[idx]