luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Generate scopes are more like begin-end scopes 

Apparently making generate scopes look like module instances
confuses some 3rd party tools that see this information in the
VCD dump.
This commit is contained in:
Martin Whitaker 2007-09-01 15:06:53 -07:00 committed by Stephen Williams
parent 59af5d08b7
commit 963b26283a
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
vvp/vpi_scope.cc
View File

@ -1,5 +1,5 @@
/*
* Copyright (c) 2001-2003 Stephen Williams (steve@icarus.com)
* Copyright (c) 2001-2007 Stephen Williams (steve@icarus.com)
*
* This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU
@ -328,9 +328,7 @@ compile_scope_decl(char*label, char*type, char*name, char*tname, char*parent)
else if (strcmp(type,"begin") == 0)
scope->base.vpi_type = &vpip_scope_begin_rt;
else if (strcmp(type,"generate") == 0)
// Generate blocks are not really modules, but this is a
// hack that will work for now.
scope->base.vpi_type = &vpip_scope_module_rt;
scope->base.vpi_type = &vpip_scope_begin_rt;
else {
scope->base.vpi_type = &vpip_scope_module_rt;
assert(0);