luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-09-07 11:51:38 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix signed/unsigned compare warning

Browse Source 
Fix a signed/unsigned comparison warning on RHEL 5.
This commit is contained in:
Cary R
2012-02-22 15:11:01 -08:00
parent 51ef541969
commit 952b84fba3
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
elab_lval.cc
+2 -2
View File
@@ -480,7 +480,7 @@ bool PEIdent::elaborate_lval_net_part_(Design*des,
// Special case: The range winds up selecting the entire
// vector. Treat this as no part select at all.
if (loff == 0 && moff == (reg->vector_width()-1)) {
if (loff == 0 && moff == (long)(reg->vector_width()-1)) {
return true;
}
@@ -489,7 +489,7 @@ bool PEIdent::elaborate_lval_net_part_(Design*des,
converted to normalized form so is relative the
variable pins. */
if (loff < 0 || moff >= (signed)reg->vector_width()) {
if (loff < 0 || moff >= (long)reg->vector_width()) {
cerr << get_fileline() << ": warning: Part select "
<< reg->name() << "[" << msb<<":"<<lsb<<"]"
<< " is out of range." << endl;