luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Update URL http://iverilog.icarus.com/ -> https://steveicarus.github.io/iverilog/

This commit is contained in:
DeflateAwning 2023-10-15 19:29:40 -06:00
parent 950d72c77d
commit 95217830b4
5 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -38,7 +38,7 @@ Icarus Verilog is intended to compile ALL of the Verilog HDL, as
described in the IEEE-1364 standard. Of course, it's not quite there described in the IEEE-1364 standard. Of course, it's not quite there
yet. It does currently handle a mix of structural and behavioural yet. It does currently handle a mix of structural and behavioural
constructs. For a view of the current state of Icarus Verilog, see its constructs. For a view of the current state of Icarus Verilog, see its
home page at http://iverilog.icarus.com/. home page at https://steveicarus.github.io/iverilog/.
Icarus Verilog is not aimed at being a simulator in the traditional Icarus Verilog is not aimed at being a simulator in the traditional
sense, but a compiler that generates code employed by back-end sense, but a compiler that generates code employed by back-end

2
driver/iverilog.man.in
View File

@ -642,7 +642,7 @@ Steve Williams (steve@icarus.com)
.SH SEE ALSO .SH SEE ALSO
vvp(1), vvp(1),
.BR "<http://iverilog.icarus.com/>" .BR "<https://steveicarus.github.io/iverilog/>"
Tips on using, debugging, and developing the compiler can be found at Tips on using, debugging, and developing the compiler can be found at
.BR "<http://iverilog.wikia.com/>" .BR "<http://iverilog.wikia.com/>"

2
iverilog-vpi.man.in
View File

@ -115,7 +115,7 @@ Steve Williams (steve@icarus.com)
.SH SEE ALSO .SH SEE ALSO
iverilog(1), vvp(1), iverilog(1), vvp(1),
.BR "<http://iverilog.icarus.com/>", .BR "<https://steveicarus.github.io/iverilog/>",
.BR "<http://mingw-w64.yaxm.org/>", .BR "<http://mingw-w64.yaxm.org/>",
.SH COPYRIGHT .SH COPYRIGHT

2
msys2/PKGBUILD
View File

@ -5,7 +5,7 @@ pkgver=ci
pkgrel=1 pkgrel=1
pkgdesc="Icarus Verilog, a Verilog simulation and synthesis tool (mingw-w64)" pkgdesc="Icarus Verilog, a Verilog simulation and synthesis tool (mingw-w64)"
arch=('any') arch=('any')
url="http://iverilog.icarus.com/" url="https://steveicarus.github.io/iverilog/"
license=('GPLv2+') license=('GPLv2+')
depends=("${MINGW_PACKAGE_PREFIX}-readline" depends=("${MINGW_PACKAGE_PREFIX}-readline"
"${MINGW_PACKAGE_PREFIX}-gcc-libs") "${MINGW_PACKAGE_PREFIX}-gcc-libs")

2
vvp/vvp.man.in
View File

@ -192,7 +192,7 @@ Steve Williams (steve@icarus.com)
.SH SEE ALSO .SH SEE ALSO
iverilog(1), iverilog(1),
iverilog\-vpi(1), iverilog\-vpi(1),
.BR "<http://iverilog.icarus.com/>" .BR "<https://steveicarus.github.io/iverilog/>"
.SH COPYRIGHT .SH COPYRIGHT
.nf .nf