luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vhdlpp: Commented out named assignment for records.

This commit is contained in:
Maciej Suminski 2014-09-17 16:30:44 +02:00
parent 54696e0127
commit 94abef195a
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
vhdlpp/expression_emit.cc
View File

@ -273,7 +273,7 @@ int ExpAggregate::emit_array_(ostream&out, Entity*ent, Architecture*arc, const V
return errors; return errors;
} }
int ExpAggregate::emit_record_(ostream&out, Entity*ent, Architecture*arc, const VTypeRecord*ltype) int ExpAggregate::emit_record_(ostream&out, Entity*ent, Architecture*arc, const VTypeRecord*)
{ {
int errors = 0; int errors = 0;
@ -283,12 +283,16 @@ int ExpAggregate::emit_record_(ostream&out, Entity*ent, Architecture*arc, const
ivl_assert(*this, !aggregate_[idx].choice->others()); ivl_assert(*this, !aggregate_[idx].choice->others());
ivl_assert(*this, !aggregate_[idx].choice->range_expressions()); ivl_assert(*this, !aggregate_[idx].choice->range_expressions());
//Expression*name = aggregate_[idx].choice->simple_expression(false);
//ivl_assert(*this, name);
Expression*val = aggregate_[idx].expr; Expression*val = aggregate_[idx].expr;
ivl_assert(*this, val); ivl_assert(*this, val);
if(idx != 0) if(idx != 0)
out << ","; out << ",";
//errors += name->emit(out, ent, arc);
//out << ": ";
errors += val->emit(out, ent, arc); errors += val->emit(out, ent, arc);
} }