luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-29 01:03:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

vhdlpp: Commented out named assignment for records.

Browse Source
This commit is contained in:
Maciej Suminski
2014-09-17 16:30:44 +02:00
parent 54696e0127
commit 94abef195a
1 changed files with 5 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
vhdlpp/expression_emit.cc
+5 -1
View File
@@ -273,7 +273,7 @@ int ExpAggregate::emit_array_(ostream&out, Entity*ent, Architecture*arc, const V
return errors;
}
int ExpAggregate::emit_record_(ostream&out, Entity*ent, Architecture*arc, const VTypeRecord*ltype)
int ExpAggregate::emit_record_(ostream&out, Entity*ent, Architecture*arc, const VTypeRecord*)
{
int errors = 0;
@@ -283,12 +283,16 @@ int ExpAggregate::emit_record_(ostream&out, Entity*ent, Architecture*arc, const
ivl_assert(*this, !aggregate_[idx].choice->others());
ivl_assert(*this, !aggregate_[idx].choice->range_expressions());
//Expression*name = aggregate_[idx].choice->simple_expression(false);
//ivl_assert(*this, name);
Expression*val = aggregate_[idx].expr;
ivl_assert(*this, val);
if(idx != 0)
out << ",";
//errors += name->emit(out, ent, arc);
//out << ": ";
errors += val->emit(out, ent, arc);
}