luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix bug generating code for shift of constant zero. 

The code generator detects this case, but instead of returning the
constant zero, it breaks out and writes partial code for the shift.
This commit is contained in:
Stephen Williams 2008-11-12 21:46:23 -08:00
parent 9f2b5cd9b7
commit 87654f8661
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
tgt-vvp/eval_expr.c
View File

@ -1053,7 +1053,7 @@ static struct vector_info draw_binary_expr_lrs(ivl_expr_t exp, unsigned wid)
/* shifting 0 gets 0. */
if (lv.base == 0)
break;
return lv;
if (lv.base < 4) {
struct vector_info tmp;
@ -1088,7 +1088,7 @@ static struct vector_info draw_binary_expr_lrs(ivl_expr_t exp, unsigned wid)
/* shifting 0 gets 0. */
if (lv.base == 0)
break;
return lv;
if (lv.base < 4) {
struct vector_info tmp;
@ -1123,7 +1123,7 @@ static struct vector_info draw_binary_expr_lrs(ivl_expr_t exp, unsigned wid)
/* shifting 0 gets 0. */
if (lv.base == 0)
break;
return lv;
/* Sign extend any constant begets itself, if this
expression is signed. */