luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Finish ternary operator expansion

This commit is contained in:
Nick Gasson 2008-07-06 17:56:48 +01:00
parent 18071562ba
commit 85d2cc78d6
1 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
tgt-vhdl/stmt.cc
View File

@ -217,12 +217,13 @@ static T *make_assignment(vhdl_procedural *proc, stmt_container *container,
container->add_stmt(vhdif);
return NULL;
}
vhdl_expr *rhs = translate_expr(rval);
if (NULL == rhs)
return NULL;
return make_vhdl_assignment<T>(proc, container, sig, rhs, blocking);
else {
vhdl_expr *rhs = translate_expr(rval);
if (NULL == rhs)
return NULL;
return make_vhdl_assignment<T>(proc, container, sig, rhs, blocking);
}
}
else {
error("Only signals as lvals supported at the moment");