luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix conditional block for boolean type handling

This commit is contained in:
Cary R. 2026-07-12 07:44:20 -07:00 committed by GitHub
parent 9880fb8d5e
commit 82350c4866
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tgt-vvp/eval_vec4.c
View File

@ -933,8 +933,9 @@ static void draw_property_vec4(ivl_expr_t expr)
fprintf(vvp_out, " %%load/prop/dar/vec4 %u, %u;\n",
pidx, wid);
fprintf(vvp_out, " %%pop/obj 1, 0;\n");
if (ivl_expr_value(expr) == IVL_VT_BOOL)
if (ivl_expr_value(expr) == IVL_VT_BOOL) {
fprintf(vvp_out, " %%cast2;\n");
}
return;
}
}