luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Excessive assert.

This commit is contained in:
steve 2000-07-23 02:41:32 +00:00
parent 286cef19fb
commit 81dab9c572
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
net_design.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: net_design.cc,v 1.11 2000/07/22 22:09:03 steve Exp $"
#ident "$Id: net_design.cc,v 1.12 2000/07/23 02:41:32 steve Exp $"
#endif
/*
@ -77,7 +77,7 @@ unsigned long Design::scale_to_precision(unsigned long val,
const NetScope*scope) const
{
int units = scope->time_unit();
assert( units > des_precision_ );
assert( units >= des_precision_ );
while (units > des_precision_) {
units -= 1;
@ -497,6 +497,9 @@ void Design::delete_process(NetProcTop*top)
/*
* $Log: net_design.cc,v $
* Revision 1.12 2000/07/23 02:41:32 steve
* Excessive assert.
*
* Revision 1.11 2000/07/22 22:09:03 steve
* Parse and elaborate timescale to scopes.
*