luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix port-list-less declaration-less functions for SystemVerilog 

For functions without a port list in parantheses, declarations are optional in SystemVerilog.
This is true even in IEEE1800-2005, but not in IEEE1364-2005

(cherry picked from commit a4d91c9023)
This commit is contained in:
Purdea Andrei 2020-06-22 23:38:15 +03:00 committed by Martin Whitaker
parent fc19d29269
commit 81cec8ebd8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
parse.y
View File

@ -1209,7 +1209,7 @@ function_declaration /* IEEE1800-2005: A.2.6 */
{ assert(current_function == 0); { assert(current_function == 0);
current_function = pform_push_function_scope(@1, $4, $2); current_function = pform_push_function_scope(@1, $4, $2);
} }
function_item_list statement_or_null_list_opt function_item_list_opt statement_or_null_list_opt
K_endfunction K_endfunction
{ current_function->set_ports($7); { current_function->set_ports($7);
current_function->set_return($3); current_function->set_return($3);