luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Reduce steps to make logic output.

This commit is contained in:
steve 2006-05-01 18:44:08 +00:00
parent dc2898cc73
commit 81bfbd1549
2 changed files with 15 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
vvp/part.cc
View File

@ -16,7 +16,7 @@
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ident "$Id: part.cc,v 1.10 2006/04/26 04:39:23 steve Exp $"
#ident "$Id: part.cc,v 1.11 2006/05/01 18:44:08 steve Exp $"
# include "compile.h"
# include "part.h"
@ -58,13 +58,10 @@ void vvp_fun_part::run_run()
vvp_net_t*ptr = net_;
net_ = 0;
vvp_vector4_t res (wid_);
vvp_vector4_t res (wid_, BIT4_X);
for (unsigned idx = 0 ; idx < wid_ ; idx += 1) {
if (idx + base_ < val_.size())
res.set_bit(idx, val_.value(base_+idx));
else
res.set_bit(idx, BIT4_X);
}
vvp_send_vec4(ptr->out, res);
}
@ -183,6 +180,9 @@ void compile_part_select_var(char*label, char*source, char*var,
/*
* $Log: part.cc,v $
* Revision 1.11 2006/05/01 18:44:08 steve
* Reduce steps to make logic output.
*
* Revision 1.10 2006/04/26 04:39:23 steve
* Include bit value in assertion message.
*

23
vvp/reduce.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: reduce.cc,v 1.2 2005/06/22 00:04:49 steve Exp $"
#ident "$Id: reduce.cc,v 1.3 2006/05/01 18:44:08 steve Exp $"
#endif
# include "compile.h"
@ -53,8 +53,7 @@ void vvp_reduce_and::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res & bit.value(idx);
vvp_vector4_t rv (1);
rv.set_bit(0, res);
vvp_vector4_t rv (1, res);
vvp_send_vec4(prt.ptr()->out, rv);
}
@ -81,8 +80,7 @@ void vvp_reduce_or::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res | bit.value(idx);
vvp_vector4_t rv (1);
rv.set_bit(0, res);
vvp_vector4_t rv (1, res);
vvp_send_vec4(prt.ptr()->out, rv);
}
@ -109,8 +107,7 @@ void vvp_reduce_xor::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res ^ bit.value(idx);
vvp_vector4_t rv (1);
rv.set_bit(0, res);
vvp_vector4_t rv (1, res);
vvp_send_vec4(prt.ptr()->out, rv);
}
@ -137,8 +134,7 @@ void vvp_reduce_nand::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res & bit.value(idx);
vvp_vector4_t rv (1);
rv.set_bit(0, ~res);
vvp_vector4_t rv (1, res);
vvp_send_vec4(prt.ptr()->out, rv);
}
@ -165,8 +161,7 @@ void vvp_reduce_nor::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res | bit.value(idx);
vvp_vector4_t rv (1);
rv.set_bit(0, ~res);
vvp_vector4_t rv (1, ~res);
vvp_send_vec4(prt.ptr()->out, rv);
}
@ -193,8 +188,7 @@ void vvp_reduce_xnor::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res ^ bit.value(idx);
vvp_vector4_t rv (1);
rv.set_bit(0, ~res);
vvp_vector4_t rv (1, ~res);
vvp_send_vec4(prt.ptr()->out, rv);
}
@ -247,6 +241,9 @@ void compile_reduce_xnor(char*label, struct symb_s arg)
/*
* $Log: reduce.cc,v $
* Revision 1.3 2006/05/01 18:44:08 steve
* Reduce steps to make logic output.
*
* Revision 1.2 2005/06/22 00:04:49 steve
* Reduce vvp_vector4 copies by using const references.
*