luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Put implicitly defined signals in the scope.

This commit is contained in:
steve 1999-11-30 04:33:41 +00:00
parent 68a7ce3745
commit 80b8ea95bb
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
elab_net.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) #if !defined(WINNT)
#ident "$Id: elab_net.cc,v 1.9 1999/11/27 19:07:57 steve Exp $" #ident "$Id: elab_net.cc,v 1.10 1999/11/30 04:33:41 steve Exp $"
#endif #endif
# include "PExpr.h" # include "PExpr.h"
@ -499,6 +499,7 @@ NetNet* PEIdent::elaborate_net(Design*des, const string&path,
unsigned long fall, unsigned long fall,
unsigned long decay) const unsigned long decay) const
{ {
NetScope*scope = des->find_scope(path);
NetNet*sig = des->find_signal(path, text_); NetNet*sig = des->find_signal(path, text_);
if (sig == 0) { if (sig == 0) {
@ -525,7 +526,7 @@ NetNet* PEIdent::elaborate_net(Design*des, const string&path,
} else { } else {
sig = new NetNet(0, path+"."+text_, NetNet::IMPLICIT, 1); sig = new NetNet(scope, path+"."+text_, NetNet::IMPLICIT, 1);
des->add_signal(sig); des->add_signal(sig);
cerr << get_line() << ": warning: Implicitly defining " cerr << get_line() << ": warning: Implicitly defining "
"wire " << path << "." << text_ << "." << endl; "wire " << path << "." << text_ << "." << endl;
@ -816,6 +817,9 @@ NetNet* PETernary::elaborate_net(Design*des, const string&path,
/* /*
* $Log: elab_net.cc,v $ * $Log: elab_net.cc,v $
* Revision 1.10 1999/11/30 04:33:41 steve
* Put implicitly defined signals in the scope.
*
* Revision 1.9 1999/11/27 19:07:57 steve * Revision 1.9 1999/11/27 19:07:57 steve
* Support the creation of scopes. * Support the creation of scopes.
* *