luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Do not set width if width is already OK.

This commit is contained in:
steve 2002-11-26 03:35:13 +00:00
parent ef55086543
commit 807a758f7c
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
elaborate.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: elaborate.cc,v 1.264 2002/11/09 19:20:48 steve Exp $" #ident "$Id: elaborate.cc,v 1.265 2002/11/26 03:35:13 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -975,7 +975,7 @@ NetProc* PAssign::elaborate(Design*des, NetScope*scope) const
rv->set_width(wid); rv->set_width(wid);
rv = pad_to_width(rv, wid); rv = pad_to_width(rv, wid);
if (! rv->set_width(wid)) { if (wid != rv->expr_width()) {
cerr << get_line() << ": error: Unable to match " cerr << get_line() << ": error: Unable to match "
"expression width of " << rv->expr_width() << "expression width of " << rv->expr_width() <<
" to l-value width of " << wid << "." << endl; " to l-value width of " << wid << "." << endl;
@ -2472,6 +2472,9 @@ Design* elaborate(list<const char*>roots)
/* /*
* $Log: elaborate.cc,v $ * $Log: elaborate.cc,v $
* Revision 1.265 2002/11/26 03:35:13 steve
* Do not set width if width is already OK.
*
* Revision 1.264 2002/11/09 19:20:48 steve * Revision 1.264 2002/11/09 19:20:48 steve
* Port expressions for output ports are lnets, not nets. * Port expressions for output ports are lnets, not nets.
* *