luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

All memory addresses are signed.

This commit is contained in:
steve 2005-04-08 04:51:16 +00:00
parent 29fa9e7321
commit 800e2c6a17
2 changed files with 10 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
netlist.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: netlist.cc,v 1.240 2005/04/06 05:29:08 steve Exp $" #ident "$Id: netlist.cc,v 1.241 2005/04/08 04:51:16 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -1916,7 +1916,7 @@ perm_string NetMemory::name() const
return name_; return name_;
} }
unsigned NetMemory::index_to_address(long idx) const long NetMemory::index_to_address(long idx) const
{ {
if (idxh_ < idxl_) if (idxh_ < idxl_)
return idx - idxh_; return idx - idxh_;
@ -2174,6 +2174,9 @@ const NetProc*NetTaskDef::proc() const
/* /*
* $Log: netlist.cc,v $ * $Log: netlist.cc,v $
* Revision 1.241 2005/04/08 04:51:16 steve
* All memory addresses are signed.
*
* Revision 1.240 2005/04/06 05:29:08 steve * Revision 1.240 2005/04/06 05:29:08 steve
* Rework NetRamDq and IVL_LPM_RAM nodes. * Rework NetRamDq and IVL_LPM_RAM nodes.
* *

7
netlist.h
View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: netlist.h,v 1.339 2005/04/06 05:29:08 steve Exp $" #ident "$Id: netlist.h,v 1.340 2005/04/08 04:51:16 steve Exp $"
#endif #endif
/* /*
@ -770,7 +770,7 @@ class NetMemory {
// This method returns a 0 based address of a memory entry as // This method returns a 0 based address of a memory entry as
// indexed by idx. The Verilog source may give index ranges // indexed by idx. The Verilog source may give index ranges
// that are not zero based. // that are not zero based.
unsigned index_to_address(long idx) const; long index_to_address(long idx) const;
void dump(ostream&o, unsigned lm) const; void dump(ostream&o, unsigned lm) const;
@ -3416,6 +3416,9 @@ extern ostream& operator << (ostream&, NetNet::Type);
/* /*
* $Log: netlist.h,v $ * $Log: netlist.h,v $
* Revision 1.340 2005/04/08 04:51:16 steve
* All memory addresses are signed.
*
* Revision 1.339 2005/04/06 05:29:08 steve * Revision 1.339 2005/04/06 05:29:08 steve
* Rework NetRamDq and IVL_LPM_RAM nodes. * Rework NetRamDq and IVL_LPM_RAM nodes.
* *