luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix type warning in tgt-vvp/eval_expr.c 

In a previous patch I missed this type inconsistency.
This commit is contained in:
Cary R 2008-01-14 09:27:02 -08:00 committed by Stephen Williams
parent cdfe3a8289
commit 7ff342f4da
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tgt-vvp/eval_expr.c
View File

@ -1771,7 +1771,7 @@ static void draw_signal_dest(ivl_expr_t exp, struct vector_info res,
/* If this is a REG (a variable) then I can do a vector read. */
fprintf(vvp_out, " %%ix/load 0, %lu;\n", immediate);
fprintf(vvp_out, " %%ix/load 2, %lu;\n", res.wid);
fprintf(vvp_out, " %%ix/load 2, %u;\n", res.wid);
fprintf(vvp_out, " %%load/vp0 %u, v%p_%u, %u;\n",
res.base, sig, word, swid);
swid = res.wid;