Spelling patch.

This commit is contained in:
steve 2003-08-28 04:11:17 +00:00
parent 14150d6fba
commit 7c1401a2ba
10 changed files with 51 additions and 24 deletions

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: elab_net.cc,v 1.115 2003/08/05 03:01:58 steve Exp $"
#ident "$Id: elab_net.cc,v 1.116 2003/08/28 04:11:17 steve Exp $"
#endif
# include "config.h"
@ -182,7 +182,7 @@ NetNet* PEBinary::elaborate_net_add_(Design*des, NetScope*scope,
/* The owidth is the output width of the lpm_add_sub
device. If the desired with is greater then the width of
device. If the desired width is greater then the width of
the operands, then widen the adder and let code below pad
the operands. If this is an adder, we can take advantage of
the carry bit. */
@ -2326,6 +2326,9 @@ NetNet* PEUnary::elaborate_net(Design*des, NetScope*scope,
/*
* $Log: elab_net.cc,v $
* Revision 1.116 2003/08/28 04:11:17 steve
* Spelling patch.
*
* Revision 1.115 2003/08/05 03:01:58 steve
* Primitive outputs have same limitations as continuous assignment.
*

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: elab_scope.cc,v 1.25 2003/06/24 01:38:02 steve Exp $"
#ident "$Id: elab_scope.cc,v 1.26 2003/08/28 04:11:17 steve Exp $"
#endif
# include "config.h"
@ -363,7 +363,7 @@ void PGModule::elaborate_scope_mod_(Design*des, Module*mod, NetScope*sc) const
}
/*
* Elaborate the datum within the module. This variable make be
* Elaborate the datum within the module. This variable may be
* within a subscope (i.e. a function or task) so use the components
* of the name to find the precise scope where this item goes.
*/
@ -549,6 +549,9 @@ void PWhile::elaborate_scope(Design*des, NetScope*scope) const
/*
* $Log: elab_scope.cc,v $
* Revision 1.26 2003/08/28 04:11:17 steve
* Spelling patch.
*
* Revision 1.25 2003/06/24 01:38:02 steve
* Various warnings fixed.
*

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: elaborate.cc,v 1.285 2003/08/05 03:01:58 steve Exp $"
#ident "$Id: elaborate.cc,v 1.286 2003/08/28 04:11:17 steve Exp $"
#endif
# include "config.h"
@ -115,7 +115,7 @@ void PGAssign::elaborate(Design*des, NetScope*scope) const
them to carry strengths from the rval.
While we are at it, handle the case where the r-value
is not as wide as th l-value by padding with a
is not as wide as the l-value by padding with a
constant-0. */
unsigned cnt = lval->pin_count();
@ -2579,6 +2579,9 @@ Design* elaborate(list<const char*>roots)
/*
* $Log: elaborate.cc,v $
* Revision 1.286 2003/08/28 04:11:17 steve
* Spelling patch.
*
* Revision 1.285 2003/08/05 03:01:58 steve
* Primitive outputs have same limitations as continuous assignment.
*

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: expr_synth.cc,v 1.47 2003/08/09 03:23:40 steve Exp $"
#ident "$Id: expr_synth.cc,v 1.48 2003/08/28 04:11:18 steve Exp $"
#endif
# include "config.h"
@ -721,7 +721,7 @@ NetNet* NetESelect::synthesize(Design *des)
}
/*
* Synthesize a ?: operator an a NetMux device. Connect the condition
* Synthesize a ?: operator as a NetMux device. Connect the condition
* expression to the select input, then connect the true and false
* expressions to the B and A inputs. This way, when the select input
* is one, the B input, which is the true expression, is selected.
@ -809,6 +809,9 @@ NetNet* NetESignal::synthesize(Design*des)
/*
* $Log: expr_synth.cc,v $
* Revision 1.48 2003/08/28 04:11:18 steve
* Spelling patch.
*
* Revision 1.47 2003/08/09 03:23:40 steve
* Add support for IVL_LPM_MULT device.
*

View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: lexor.lex,v 1.83 2003/08/26 16:26:01 steve Exp $"
#ident "$Id: lexor.lex,v 1.84 2003/08/28 04:11:18 steve Exp $"
#endif
# include "config.h"
@ -109,7 +109,7 @@ W [ \t\b\f\r]+
[ \t\b\f\r] { ; }
\n { yylloc.first_line += 1; }
/* C++ style comments start with / / and run to the ene of the
/* C++ style comments start with / / and run to the end of the
current line. These are very easy to handle. */
"//".* { comment_enter = YY_START; BEGIN(LCOMMENT); }

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: net_design.cc,v 1.37 2003/06/24 01:38:02 steve Exp $"
#ident "$Id: net_design.cc,v 1.38 2003/08/28 04:11:19 steve Exp $"
#endif
# include "config.h"
@ -631,8 +631,8 @@ void Design::del_node(NetNode*net)
assert(net->design_ == this);
assert(net != 0);
/* Interact with the Design::functor method by manipulate the
cur and nxt pointers that is is using. */
/* Interact with the Design::functor method by manipulating the
cur and nxt pointers that it is using. */
if (net == nodes_functor_nxt_)
nodes_functor_nxt_ = nodes_functor_nxt_->node_next_;
if (net == nodes_functor_nxt_)
@ -685,6 +685,9 @@ void Design::delete_process(NetProcTop*top)
/*
* $Log: net_design.cc,v $
* Revision 1.38 2003/08/28 04:11:19 steve
* Spelling patch.
*
* Revision 1.37 2003/06/24 01:38:02 steve
* Various warnings fixed.
*

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: net_expr.cc,v 1.20 2003/06/18 03:55:18 steve Exp $"
#ident "$Id: net_expr.cc,v 1.21 2003/08/28 04:11:19 steve Exp $"
#endif
# include "config.h"
@ -56,7 +56,7 @@ NetEBAdd::NetEBAdd(char op, NetExpr*l, NetExpr*r)
r->set_width(target_width);
/* Note: This constant value will not gain a defined
with from this. Make sure. */
width from this. Make sure. */
assert(! r->has_width() );
} else if ( (tmp = dynamic_cast<NetEConst*>(l))
@ -67,7 +67,7 @@ NetEBAdd::NetEBAdd(char op, NetExpr*l, NetExpr*r)
l->set_width(target_width);
/* Note: This constant value will not gain a defined
with from this. Make sure. */
width from this. Make sure. */
assert(! l->has_width() );
}
@ -516,6 +516,9 @@ NetExpr::TYPE NetESFunc::expr_type() const
/*
* $Log: net_expr.cc,v $
* Revision 1.21 2003/08/28 04:11:19 steve
* Spelling patch.
*
* Revision 1.20 2003/06/18 03:55:18 steve
* Add arithmetic shift operators.
*

View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: netlist.h,v 1.297 2003/08/15 02:23:52 steve Exp $"
#ident "$Id: netlist.h,v 1.298 2003/08/28 04:11:19 steve Exp $"
#endif
/*
@ -1380,7 +1380,7 @@ class NetProc : public virtual LineInfo {
* NetAssign_ object points to the next most significant bits of l-value.
*
* NOTE: The elaborator will make an effort to match the width of the
* r-value to the with of the l-value, but targets and functions
* r-value to the width of the l-value, but targets and functions
* should know that this is not a guarantee.
*/
@ -2024,7 +2024,7 @@ class NetFuncDef {
* in simulation ticks.
*
* If the delay expression is non-constant, construct the NetPDelay
* object with a NetExpr* instead of the d value, and use th expr()
* object with a NetExpr* instead of the d value, and use the expr()
* method to get the expression. If expr() returns 0, use the delay()
* method to get the constant delay.
*/
@ -3310,7 +3310,7 @@ extern unsigned count_signals(const Link&pin);
extern Link* find_next_output(Link*lnk);
/* Find the signal connected to the given node pin. There should
always be exactly one signal. The bidx parameter get filled with
always be exactly one signal. The bidx parameter gets filled with
the signal index of the Net, in case it is a vector. */
const NetNet* find_link_signal(const NetObj*net, unsigned pin,
unsigned&bidx);
@ -3322,6 +3322,9 @@ extern ostream& operator << (ostream&, NetNet::Type);
/*
* $Log: netlist.h,v $
* Revision 1.298 2003/08/28 04:11:19 steve
* Spelling patch.
*
* Revision 1.297 2003/08/15 02:23:52 steve
* Add synthesis support for synchronous reset.
*

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: set_width.cc,v 1.33 2003/07/26 03:34:42 steve Exp $"
#ident "$Id: set_width.cc,v 1.34 2003/08/28 04:11:19 steve Exp $"
#endif
# include "config.h"
@ -343,7 +343,7 @@ bool NetESFunc::set_width(unsigned w)
}
/*
* The signal should automatically pad with zeros to get to th desired
* The signal should automatically pad with zeros to get to the desired
* width. Do not allow signal bits to be truncated, however.
*/
bool NetESignal::set_width(unsigned w)
@ -411,6 +411,9 @@ bool NetEUReduce::set_width(unsigned w)
/*
* $Log: set_width.cc,v $
* Revision 1.34 2003/08/28 04:11:19 steve
* Spelling patch.
*
* Revision 1.33 2003/07/26 03:34:42 steve
* Start handling pad of expressions in code generators.
*

View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: synth2.cc,v 1.30 2003/08/15 02:23:53 steve Exp $"
#ident "$Id: synth2.cc,v 1.31 2003/08/28 04:11:19 steve Exp $"
#endif
# include "config.h"
@ -196,7 +196,7 @@ bool NetCase::synth_async(Design*des, NetScope*scope,
}
assert(cur == sel_pins);
/* Hook up the output of th mux to the mapped output pins. */
/* Hook up the output of the mux to the mapped output pins. */
for (unsigned idx = 0 ; idx < mux->width() ; idx += 1)
connect(nex_out->pin(idx), mux->pin_Result(idx));
@ -877,6 +877,9 @@ void synth2(Design*des)
/*
* $Log: synth2.cc,v $
* Revision 1.31 2003/08/28 04:11:19 steve
* Spelling patch.
*
* Revision 1.30 2003/08/15 02:23:53 steve
* Add synthesis support for synchronous reset.
*