luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add init to vvm_signal_t.

This commit is contained in:
steve 1999-06-21 01:02:34 +00:00
parent 349f0427d4
commit 7400ece69c
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
vvm/vvm.h
View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) #if !defined(WINNT)
#ident "$Id: vvm.h,v 1.8 1999/06/07 03:40:22 steve Exp $" #ident "$Id: vvm.h,v 1.9 1999/06/21 01:02:34 steve Exp $"
#endif #endif
# include <vector> # include <vector>
@ -261,6 +261,9 @@ template <unsigned WIDTH> class vvm_signal_t : public vvm_monitor_t {
: vvm_monitor_t(n), bits_(b) : vvm_monitor_t(n), bits_(b)
{ } { }
void init(unsigned idx, vvm_bit_t val)
{ (*bits_)[idx] = val; }
void set(vvm_simulation*sim, unsigned idx, vvm_bit_t val) void set(vvm_simulation*sim, unsigned idx, vvm_bit_t val)
{ (*bits_)[idx] = val; { (*bits_)[idx] = val;
trigger(sim); trigger(sim);
@ -277,6 +280,9 @@ template <unsigned WIDTH> class vvm_signal_t : public vvm_monitor_t {
/* /*
* $Log: vvm.h,v $ * $Log: vvm.h,v $
* Revision 1.9 1999/06/21 01:02:34 steve
* Add init to vvm_signal_t.
*
* Revision 1.8 1999/06/07 03:40:22 steve * Revision 1.8 1999/06/07 03:40:22 steve
* Implement the < binary operator. * Implement the < binary operator.
* *