luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove all the user code compilation warnings 

Remove all the compilation warnings that are from user changeable code.
There are still some warnings related to the flex generated lexor code.
This commit is contained in:
Cary R 2011-07-28 17:31:42 -07:00 committed by Stephen Williams
parent de356b03c8
commit 72769146ee
5 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
vhdlpp/expression_elaborate.cc
View File

@ -97,7 +97,7 @@ int ExpName::elaborate_rval(Entity*ent, Architecture*arc, const InterfacePort*lv
default:
break;
}
} else if (Signal* fs = arc->find_signal(name_)) {
} else if (arc->find_signal(name_)) {
/* OK */
} else {

4
vhdlpp/expression_emit.cc
View File

@ -145,7 +145,7 @@ int ExpBitstring::emit(ostream&out, Entity*, Architecture*)
return errors;
}
int ExpCharacter::emit_primitive_bit_(ostream&out, Entity*ent, Architecture*arc,
int ExpCharacter::emit_primitive_bit_(ostream&out, Entity*, Architecture*,
const VTypePrimitive*etype)
{
switch (etype->type()) {
@ -339,7 +339,7 @@ int ExpRelation::emit(ostream&out, Entity*ent, Architecture*arc)
return errors;
}
int ExpString::emit(ostream& out, Entity*ent, Architecture*arc)
int ExpString::emit(ostream& out, Entity*, Architecture*)
{
out << "\"";
for(vector<char>::const_iterator it = value_.begin();

4
vhdlpp/parse_misc.cc
View File

@ -57,7 +57,7 @@ void bind_architecture_to_entity(const char*ename, Architecture*arch)
const VType* calculate_subtype_array(const YYLTYPE&loc, const char*base_name,
ScopeBase*scope,
Expression*array_left,
bool downto,
bool /* downto*/ ,
Expression*array_right)
{
const VType*base_type = parse_type_by_name(lex_strings.make(base_name));
@ -100,7 +100,7 @@ const VType* calculate_subtype_array(const YYLTYPE&loc, const char*base_name,
const VType* calculate_subtype_range(const YYLTYPE&loc, const char*base_name,
ScopeBase*scope,
Expression*range_left,
bool downto,
bool /* downto*/ ,
Expression*range_right)
{
const VType*base_type = parse_type_by_name(lex_strings.make(base_name));

6
vhdlpp/sequential_elaborate.cc
View File

@ -94,18 +94,18 @@ int ProcedureCall::elaborate(Entity*, Architecture*)
return 0;
}
int ForLoopStatement::elaborate(Entity*entity, Architecture*arc)
int ForLoopStatement::elaborate(Entity*, Architecture*)
{
return 0;
}
int WhileLoopStatement::elaborate(Entity*entity, Architecture*arc)
int WhileLoopStatement::elaborate(Entity*, Architecture*)
{
//TODO:check whether there is any wait statement in the statements (there should be)
return 0;
}
int BasicLoopStatement::elaborate(Entity*entity, Architecture*arc)
int BasicLoopStatement::elaborate(Entity*, Architecture*)
{
return 0;
}

8
vhdlpp/sequential_emit.cc
View File

@ -107,7 +107,7 @@ int ProcedureCall::emit(ostream&out, Entity*, Architecture*)
return 1;
}
int LoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
int LoopStatement::emit(ostream&out, Entity*, Architecture*)
{
out << " // " << get_fileline() << ": internal error: "
<< "I don't know how to emit this sequential statement! "
@ -115,7 +115,7 @@ int LoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
return 1;
}
int ForLoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
int ForLoopStatement::emit(ostream&out, Entity*, Architecture*)
{
out << " // " << get_fileline() << ": internal error: "
<< "I don't know how to emit this sequential statement! "
@ -123,7 +123,7 @@ int ForLoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
return 1;
}
int WhileLoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
int WhileLoopStatement::emit(ostream&out, Entity*, Architecture*)
{
out << " // " << get_fileline() << ": internal error: "
<< "I don't know how to emit this sequential statement! "
@ -131,7 +131,7 @@ int WhileLoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
return 1;
}
int BasicLoopStatement::emit(ostream&out, Entity*entity, Architecture*arc)
int BasicLoopStatement::emit(ostream&out, Entity*, Architecture*)
{
out << " // " << get_fileline() << ": internal error: "
<< "I don't know how to emit this sequential statement! "