luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 05:47:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

Over-zealous assertion checking PartSelect::PV widths.

Browse Source
This commit is contained in:
Stephen Williams
2011-04-03 17:41:52 -07:00
parent 28c9f420c6
commit 71743c687a
1 changed files with 4 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
netmisc.cc
+4 -1
View File
@@ -819,8 +819,11 @@ void collapse_partselect_pv_to_concat(Design*des, NetNet*sig)
if (obj_pin != 1) if (obj_pin != 1)
continue; continue;
// Don't support overrun selects here.
if (ps_obj->base()+ps_obj->width() > ps_map.size())
continue;
ivl_assert(*ps_obj, ps_obj->base() < ps_map.size()); ivl_assert(*ps_obj, ps_obj->base() < ps_map.size());
ivl_assert(*ps_obj, ps_obj->base()+ps_obj->width() <= ps_map.size());
ps_map[ps_obj->base()] = ps_obj; ps_map[ps_obj->base()] = ps_obj;
} }