luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-28 16:53:45 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix space issue

Browse Source
This commit is contained in:
Cary R
2013-02-12 18:38:33 -08:00
parent fdcef3cbc4
commit 6de80adbe8
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
elaborate.cc
+1 -1
View File
@@ -180,7 +180,7 @@ void PGAssign::elaborate(Design*des, NetScope*scope) const
* source is a bit, part, indexed select or a concatenation we need
* to add a driver (BUFZ) to convey the strength information. */
if ((drive0 != IVL_DR_STRONG || drive1 != IVL_DR_STRONG) &&
((dynamic_cast<NetESelect*>(rval_expr)) ||
((dynamic_cast<NetESelect*>(rval_expr)) ||
(dynamic_cast<NetEConcat*>(rval_expr)))) {
need_driver_flag = true;
}