luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Version stamps for 0.8

This commit is contained in:
steve 2004-10-13 22:01:34 +00:00
parent 4907776eaa
commit 6818d996ea
5 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
Makefile.in
View File

@ -16,7 +16,7 @@
# 59 Temple Place - Suite 330
# Boston, MA 02111-1307, USA
#
#ident "$Id: Makefile.in,v 1.168 2004/10/04 01:10:51 steve Exp $"
#ident "$Id: Makefile.in,v 1.169 2004/10/13 22:01:34 steve Exp $"
#
#
SHELL = /bin/sh
@ -25,7 +25,7 @@ SHELL = /bin/sh
# by the compiler. It reflects the assigned version number for the
# product as a whole. Most components also print the CVS Name: token
# in order to get a more automatic version stamp as well.
VERSION = 0.7
VERSION = 0.8
prefix = @prefix@
exec_prefix = @exec_prefix@

2
README.txt
View File

@ -1,5 +1,5 @@
THE ICARUS VERILOG COMPILATION SYSTEM
Copyright 2000-2003 Stephen Williams
Copyright 2000-2004 Stephen Williams
1.0 What is ICARUS Verilog?

4
driver-vpi/Makefile.in
View File

@ -16,12 +16,12 @@
# 59 Temple Place - Suite 330
# Boston, MA 02111-1307, USA
#
#ident "$Id: Makefile.in,v 1.6 2004/02/10 19:25:00 steve Exp $"
#ident "$Id: Makefile.in,v 1.7 2004/10/13 22:01:34 steve Exp $"
#
#
SHELL = /bin/sh
VERSION = 0.7
VERSION = 0.8
prefix = @prefix@
exec_prefix = @exec_prefix@

4
driver/Makefile.in
View File

@ -16,12 +16,12 @@
# 59 Temple Place - Suite 330
# Boston, MA 02111-1307, USA
#
#ident "$Id: Makefile.in,v 1.23 2004/02/10 19:25:00 steve Exp $"
#ident "$Id: Makefile.in,v 1.24 2004/10/13 22:01:34 steve Exp $"
#
#
SHELL = /bin/sh
VERSION = 0.7
VERSION = 0.8
prefix = @prefix@
exec_prefix = @exec_prefix@

6
verilog.spec
View File

@ -1,10 +1,10 @@
Summary: Icarus Verilog
Name: verilog
Version: 0.7.20041004
Version: 0.8
Release: 0
Copyright: GPL
Group: Applications/Engineering
Source: ftp://icarus.com/pub/eda/verilog/snapshots/verilog-20041004.tar.gz
Source: ftp://icarus.com/pub/eda/verilog/snapshots/verilog-0.8.tar.gz
URL: http://www.icarus.com/eda/verilog/index.html
Packager: Stephen Williams <steve@icarus.com>
@ -22,7 +22,7 @@ engineering formats, including simulation. It strives to be true
to the IEEE-1364 standard.
%prep
%setup -n verilog-20041004
%setup -n verilog-0.8
%build
%ifarch x86_64