Prepare for release candidate.
This commit is contained in:
parent
6f9cc57e70
commit
6329549938
|
|
@ -0,0 +1,50 @@
|
|||
Summary: Icarus Verilog
|
||||
Name: verilog
|
||||
Version: 0.3
|
||||
Release: 0
|
||||
Copyright: GPL
|
||||
Group: Applications/Engineering
|
||||
Source: ftp://icarus.com/pub/eda/verilog/v0.3/verilog-0.3rc1.tar.gz
|
||||
URL: http://www.icarus.com/eda/verilog/index.html
|
||||
Packager: Stephen Williams <steve@icarus.com>
|
||||
|
||||
BuildRoot: /tmp
|
||||
|
||||
# This provides tag allows me to use a more specific name for things
|
||||
# that actually depend on me, Icarus Verilog.
|
||||
Provides: iverilog
|
||||
|
||||
%description
|
||||
Icarus Verilog is a Verilog compiler that generates a variety of
|
||||
engineering formats, including a C++ simulation. It strives to be
|
||||
true to the IEEE-1364 standard.
|
||||
|
||||
%prep
|
||||
%setup -n verilog-0.3
|
||||
|
||||
%build
|
||||
./configure --prefix=/usr
|
||||
make CXXFLAGS=-O
|
||||
|
||||
%install
|
||||
make prefix=$RPM_BUILD_ROOT/usr install
|
||||
|
||||
%files
|
||||
|
||||
%attr(-,root,root) %doc COPYING README.txt BUGS.txt netlist.txt vpi.txt vvm.txt xnf.txt xilinx-hint.txt
|
||||
%attr(-,root,root) %doc examples/*
|
||||
|
||||
%attr(-,root,root) /usr/bin/verilog
|
||||
%attr(-,root,root) /usr/bin/iverilog
|
||||
%attr(-,root,root) /usr/lib/ivl/ivl
|
||||
%attr(-,root,root) /usr/lib/ivl/ivlpp
|
||||
%attr(-,root,root) /usr/lib/ivl/system.vpi
|
||||
%attr(-,root,root) /usr/lib/libvvm.a
|
||||
%attr(-,root,root) /usr/include/vpi_user.h
|
||||
%attr(-,root,root) /usr/include/vpi_priv.h
|
||||
%attr(-,root,root) /usr/include/vvm.h
|
||||
%attr(-,root,root) /usr/include/vvm_func.h
|
||||
%attr(-,root,root) /usr/include/vvm_gates.h
|
||||
%attr(-,root,root) /usr/include/vvm_thread.h
|
||||
%attr(-,root,root) /usr/include/vvm_calltf.h
|
||||
%attr(-,root,root) /usr/man/man1/iverilog.1
|
||||
Loading…
Reference in New Issue