luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix space issues

This commit is contained in:
Cary R 2023-06-10 19:43:26 -07:00
parent bff91566ab
commit 6307057e8d
7 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
Documentation/developer/guide/index.rst
View File

@ -8,10 +8,10 @@ source code itself, so that you can find the global parts where you
can look for even better detail. can look for even better detail.
The documentation for getting, building and installing Icarus Verilog The documentation for getting, building and installing Icarus Verilog
is kept and maintained at :doc:`Getting Started as a Contributer <../getting_started>` is kept and maintained at :doc:`Getting Started as a Contributer <../getting_started>`
See the Installation Guide for getting the current source from the git See the Installation Guide for getting the current source from the git
repository (and how to use the git repository) and see the Developer Guide repository (and how to use the git repository) and see the Developer Guide
for instructions on participating in the Icarus Verilog development process. for instructions on participating in the Icarus Verilog development process.
That information will not be repeated here. That information will not be repeated here.

2
Documentation/developer/guide/misc/xilinx-hint.rst
View File

@ -21,7 +21,7 @@ Procedural assignments have to be given one at a time, to be
always @ (posedge Clk) Y = newY; always @ (posedge Clk) Y = newY;
always @ (posedge Clk) Z = newZ; always @ (posedge Clk) Z = newZ;
rather than rather than
:: ::

2
Documentation/developer/guide/vpi/vpi.rst
View File

@ -32,7 +32,7 @@ include implementations of private functions used to support VHDL.
Compiling A VPI Module Compiling A VPI Module
---------------------- ----------------------
See the documentation under: :doc:`Using VPI <../../../usage/vpi>` See the documentation under: :doc:`Using VPI <../../../usage/vpi>`
Tracing VPI Use Tracing VPI Use
--------------- ---------------

2
Documentation/developer/guide/vvp/index.rst
View File

@ -10,4 +10,4 @@ VVP - Verilog Virtual Processor
vpi vpi
vthread vthread
debug debug

2
Documentation/developer/guide/vvp/opcodes.rst
View File

@ -531,7 +531,7 @@ the description when it is executed. The output is sent to stderr and
the format of the output is: the format of the output is:
<file>:<line>: <description> <file>:<line>: <description>
<file> is the unsigned numeric file index. <file> is the unsigned numeric file index.
<line> is the unsigned line number. <line> is the unsigned line number.
<description> is a string, if string is 0 then the following default <description> is a string, if string is 0 then the following default

2
Documentation/targets/tgt-sizer.rst
View File

@ -28,7 +28,7 @@ With this example code:
out <= !out; out <= !out;
end end
end end
assign blink = out; assign blink = out;
endmodule endmodule

2
Documentation/targets/tgt-vvp.rst
View File

@ -60,4 +60,4 @@ Next are some directives. The first one, `:ivl_version` specifies which version
Opcodes Opcodes
------- -------
The various available opcodes can be seen in :doc:`Opcodes <../developer/guide/vvp/opcodes>` The various available opcodes can be seen in :doc:`Opcodes <../developer/guide/vvp/opcodes>`