luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Parse into pform arbitrarily complex module

Browse Source 
port declarations.
This commit is contained in:
steve
1999-08-03 04:14:49 +00:00
parent c9b0bb8ea8
commit 5f10342f52
8 changed files with 224 additions and 62 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Module.cc
+41 -1
View File
@@ -17,12 +17,25 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: Module.cc,v 1.4 1999/07/31 19:14:47 steve Exp $"
#ident "$Id: Module.cc,v 1.5 1999/08/03 04:14:49 steve Exp $"
#endif
# include "Module.h"
# include "PWire.h"
Module::Module(const string&name, const svector<Module::port_t*>*pp)
: name_(name)
{
if (pp) {
ports_ = *pp;
for (unsigned idx = 0 ; idx < ports_.count() ; idx += 1) {
port_t*cur = ports_[idx];
for (unsigned jdx = 0 ; jdx < cur->wires.count() ; jdx += 1)
add_wire(cur->wires[jdx]);
}
}
}
void Module::add_gate(PGate*gate)
{
gates_.push_back(gate);
@@ -48,6 +61,29 @@ void Module::add_behavior(PProcess*b)
behaviors_.push_back(b);
}
unsigned Module::port_count() const
{
return ports_.count();
}
const PWire* Module::get_port(unsigned idx) const
{
assert(idx < ports_.count());
assert(ports_[idx]->wires.count() == 1);
return ports_[idx]->wires[0];
}
unsigned Module::find_port(const string&name) const
{
assert(name != "");
for (unsigned idx = 0 ; idx < ports_.count() ; idx += 1)
if (ports_[idx]->name == name)
return idx;
return ports_.count();
}
PWire* Module::get_wire(const string&name)
{
for (list<PWire*>::iterator cur = wires_.begin()
@@ -64,6 +100,10 @@ PWire* Module::get_wire(const string&name)
/*
* $Log: Module.cc,v $
* Revision 1.5 1999/08/03 04:14:49 steve
* Parse into pform arbitrarily complex module
* port declarations.
*
* Revision 1.4 1999/07/31 19:14:47 steve
* Add functions up to elaboration (Ed Carter)
*