luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Get length of trimed unsigned value right.

This commit is contained in:
steve 2003-05-25 03:01:19 +00:00
parent 6e5b7e4a41
commit 5ee1b465e9
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
verinum.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: verinum.cc,v 1.39 2003/04/14 03:40:21 steve Exp $" #ident "$Id: verinum.cc,v 1.40 2003/05/25 03:01:19 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -342,7 +342,7 @@ verinum trim_vnum(const verinum&that)
tlen = 1; tlen = 1;
for (unsigned idx = tlen ; idx < that.len() ; idx += 1) for (unsigned idx = tlen ; idx < that.len() ; idx += 1)
if (that.get(idx) != verinum::V0) if (that.get(idx) != verinum::V0)
tlen = idx; tlen = idx+1;
} }
@ -845,6 +845,9 @@ verinum::V operator & (verinum::V l, verinum::V r)
/* /*
* $Log: verinum.cc,v $ * $Log: verinum.cc,v $
* Revision 1.40 2003/05/25 03:01:19 steve
* Get length of trimed unsigned value right.
*
* Revision 1.39 2003/04/14 03:40:21 steve * Revision 1.39 2003/04/14 03:40:21 steve
* Make some effort to preserve bits while * Make some effort to preserve bits while
* operating on constant values. * operating on constant values.