luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Rename instance if it has the same name as the type

This commit is contained in:
Nick Gasson 2008-07-01 11:05:24 +01:00
parent edfae1abfb
commit 596c93ce7e
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
tgt-vhdl/scope.cc
View File

@ -404,9 +404,14 @@ static int draw_module(ivl_scope_t scope, ivl_scope_t parent)
}
// And an instantiation statement
const char *inst_name = ivl_scope_basename(scope);
std::string inst_name(ivl_scope_basename(scope));
if (inst_name == ent->get_name()) {
// Cannot have instance name the same as type in VHDL
inst_name += "_Inst";
}
vhdl_comp_inst *inst =
new vhdl_comp_inst(inst_name, ent->get_name().c_str());
new vhdl_comp_inst(inst_name.c_str(), ent->get_name().c_str());
port_map(scope, parent_ent, inst);
parent_arch->add_stmt(inst);