luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Generate correct array bounds

This commit is contained in:
Nick Gasson 2008-07-17 14:38:07 +01:00
parent 9916686c24
commit 4d9f029000
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
tgt-vhdl/scope.cc
View File

@ -288,7 +288,12 @@ static void declare_signals(vhdl_entity *ent, ivl_scope_t scope)
string type_name = name + "_Type";
vhdl_type *base_type =
vhdl_type::type_for(ivl_signal_width(sig), ivl_signal_signed(sig) != 0);
vhdl_type *array_type = vhdl_type::array_of(base_type, type_name, 1, 0);
int lsb = ivl_signal_array_base(sig);
int msb = lsb + ivl_signal_array_count(sig) - 1;
vhdl_type *array_type =
vhdl_type::array_of(base_type, type_name, msb, lsb);
vhdl_decl *array_decl = new vhdl_type_decl(type_name.c_str(), array_type);
ent->get_arch()->get_scope()->add_decl(array_decl);