luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Handle a few built-in functions internally.

Browse Source 
The "unsigned" and "std_logic_vector" functions are internal
functions and VHDL and can be handled internally in the code
generator.
This commit is contained in:
Stephen Williams
2011-08-28 15:30:45 -07:00
parent 7556a37859
commit 4464c5849b
8 changed files with 130 additions and 91 deletions
Download Patch File Download Diff File Expand all files Collapse all files
vhdlpp/scope.h
+7 -3
View File
@@ -50,6 +50,9 @@ class ScopeBase {
const VType* find_type(perm_string by_name);
bool find_constant(perm_string by_name, const VType*&typ, Expression*&exp);
Signal* find_signal(perm_string by_name) const;
Variable* find_variable(perm_string by_name) const;
protected:
void cleanup();
@@ -97,9 +100,6 @@ class Scope : public ScopeBase {
ComponentBase* find_component(perm_string by_name);
Signal* find_signal(perm_string by_name);
Variable* find_variable(perm_string by_name);
public:
void dump_scope(ostream&out) const;
@@ -125,6 +125,10 @@ class ActiveScope : public ScopeBase {
void use_from(const ScopeBase*that) { do_use_from(that); }
// This function returns true if the name is a vectorable
// name. The parser uses this to distinguish between function
// calls and array index operations.
bool is_vector_name(perm_string name) const;
/* All bind_name function check if the given name was present
* in previous scopes. If it is found, it is erased (but the pointer