luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 05:47:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

Elaborate == to NetCompare instead of XNOR and AND

Browse Source 
gates. This allows code generators to generate
 better code in certain cases.
This commit is contained in:
steve
2001-09-14 04:16:52 +00:00
parent f2068e83d4
commit 3c8d598eed
1 changed files with 43 additions and 23 deletions
Download Patch File Download Diff File Expand all files Collapse all files
elab_net.cc
+43 -23
View File
@@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) && !defined(macintosh) #if !defined(WINNT) && !defined(macintosh)
#ident "$Id: elab_net.cc,v 1.73 2001/07/25 03:10:48 steve Exp $" #ident "$Id: elab_net.cc,v 1.74 2001/09/14 04:16:52 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@@ -478,32 +478,25 @@ NetNet* PEBinary::elaborate_net_cmp_(Design*des, const string&path,
break; break;
} }
/* Oh well, do the general case. */ /* Oh well, do the general case with a NetCompare. */
gate = new NetLogic(scope, des->local_symbol(path), { NetCompare*cmp = new NetCompare(scope, des->local_symbol(path),
1+dwidth,NetLogic::AND); dwidth);
connect(gate->pin(0), osig->pin(0)); for (unsigned idx = 0 ; idx < dwidth ; idx += 1) {
for (unsigned idx = 0 ; idx < dwidth ; idx += 1) {
NetLogic*cmp = new NetLogic(scope, des->local_symbol(path),
3, NetLogic::XNOR);
if (idx < lsig->pin_count())
connect(cmp->pin(1), lsig->pin(idx));
else
connect(cmp->pin(1), zero->pin(0));
if (idx < rsig->pin_count()) if (idx < lsig->pin_count())
connect(cmp->pin(2), rsig->pin(idx)); connect(cmp->pin_DataA(idx), lsig->pin(idx));
else else
connect(cmp->pin(2), zero->pin(0)); connect(cmp->pin_DataA(idx), zero->pin(0));
connect(cmp->pin(0), gate->pin(idx+1)); if (idx < rsig->pin_count())
des->add_node(cmp); connect(cmp->pin_DataB(idx), rsig->pin(idx));
else
connect(cmp->pin_DataB(idx), zero->pin(0));
NetNet*tmp = new NetNet(scope, des->local_symbol(path), }
NetNet::WIRE); connect(cmp->pin_AEB(), osig->pin(0));
tmp->local_flag(true); gate = cmp;
connect(cmp->pin(0), tmp->pin(0));
} }
break; break;
case 'n': // != case 'n': // !=
@@ -519,6 +512,7 @@ NetNet* PEBinary::elaborate_net_cmp_(Design*des, const string&path,
break; break;
} }
#if 0
gate = new NetLogic(scope, des->local_symbol(path), gate = new NetLogic(scope, des->local_symbol(path),
1+dwidth, NetLogic::OR); 1+dwidth, NetLogic::OR);
connect(gate->pin(0), osig->pin(0)); connect(gate->pin(0), osig->pin(0));
@@ -543,6 +537,27 @@ NetNet* PEBinary::elaborate_net_cmp_(Design*des, const string&path,
tmp->local_flag(true); tmp->local_flag(true);
connect(cmp->pin(0), tmp->pin(0)); connect(cmp->pin(0), tmp->pin(0));
} }
#else
/* Oh well, do the general case with a NetCompare. */
{ NetCompare*cmp = new NetCompare(scope, des->local_symbol(path),
dwidth);
for (unsigned idx = 0 ; idx < dwidth ; idx += 1) {
if (idx < lsig->pin_count())
connect(cmp->pin_DataA(idx), lsig->pin(idx));
else
connect(cmp->pin_DataA(idx), zero->pin(0));
if (idx < rsig->pin_count())
connect(cmp->pin_DataB(idx), rsig->pin(idx));
else
connect(cmp->pin_DataB(idx), zero->pin(0));
}
connect(cmp->pin_ANEB(), osig->pin(0));
gate = cmp;
}
#endif
break; break;
default: default:
@@ -1909,6 +1924,11 @@ NetNet* PEUnary::elaborate_net(Design*des, const string&path,
/* /*
* $Log: elab_net.cc,v $ * $Log: elab_net.cc,v $
* Revision 1.74 2001/09/14 04:16:52 steve
* Elaborate == to NetCompare instead of XNOR and AND
* gates. This allows code generators to generate
* better code in certain cases.
*
* Revision 1.73 2001/07/25 03:10:48 steve * Revision 1.73 2001/07/25 03:10:48 steve
* Create a config.h.in file to hold all the config * Create a config.h.in file to hold all the config
* junk, and support gcc 3.0. (Stephan Boettcher) * junk, and support gcc 3.0. (Stephan Boettcher)