luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix simple compile warnings.

This commit is contained in:
Stephen Williams 2007-12-04 22:14:26 -08:00
parent 8f519531f3
commit 3b90a827e5
1 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
vvp/vthread.cc
View File

@ -170,8 +170,6 @@ void vthread_put_real(struct vthread_s*thr, unsigned addr, double val)
static unsigned long* vector_to_array(struct vthread_s*thr,
unsigned addr, unsigned wid)
{
if (addr == 0) {
unsigned awid = (wid + CPU_WORD_BITS - 1) / (CPU_WORD_BITS);
unsigned long*val = new unsigned long[awid];
@ -431,7 +429,6 @@ bool of_ADD(vthread_t thr, vvp_code_t cp)
if (lva == 0 || lvb == 0)
goto x_out;
unsigned long carry;
carry = 0;
for (unsigned idx = 0 ; (idx*CPU_WORD_BITS) < cp->number ; idx += 1) {
@ -2193,9 +2190,7 @@ vvp_vector4_t load_base(vthread_t thr, vvp_code_t cp)
assert(cp->bit_idx[0] >= 4);
assert(cp->bit_idx[1] > 0);
unsigned bit = cp->bit_idx[0];
unsigned wid = cp->bit_idx[1];
int64_t addend = thr->words[0].w_int;
vvp_net_t*net = cp->net;
/* For the %load to work, the functor must actually be a