mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-22 13:57:18 +02:00
Write package headers to a library file
Build up a work library by writing a VHDL representation of the package header into a source file. This representation needs to be accurate enough that later invocations of vhdlpp can read them with the VHDL parser.
This commit is contained in:
@@ -63,6 +63,7 @@ O = main.o architec.o compiler.o entity.o \
|
||||
expression.o package.o scope.o sequential.o vsignal.o vtype.o \
|
||||
architec_elaborate.o entity_elaborate.o expression_elaborate.o \
|
||||
sequential_elaborate.o vtype_elaborate.o \
|
||||
entity_stream.o vtype_stream.o \
|
||||
lexor.o lexor_keyword.o parse.o \
|
||||
parse_misc.o library.o vhdlreal.o vhdlint.o \
|
||||
architec_emit.o entity_emit.o expression_emit.o sequential_emit.o vtype_emit.o \
|
||||
|
||||
Reference in New Issue
Block a user