luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Simplify code to emit operators

This commit is contained in:
Nick Gasson 2008-06-24 14:58:58 +01:00
parent cb08f02de1
commit 3866c4526e
2 changed files with 7 additions and 39 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
tgt-vhdl/vhdl_syntax.cc
View File

@ -779,44 +779,12 @@ void vhdl_binop_expr::emit(std::ofstream &of, int level) const
(*it)->emit(of, level);
while (++it != operands_.end()) {
switch (op_) {
case VHDL_BINOP_AND:
of << " and ";
break;
case VHDL_BINOP_OR:
of << " or ";
break;
case VHDL_BINOP_EQ:
of << " = ";
break;
case VHDL_BINOP_NEQ:
of << " /= ";
break;
case VHDL_BINOP_ADD:
of << " + ";
break;
case VHDL_BINOP_SUB:
of << " - ";
break;
case VHDL_BINOP_MULT:
of << " * ";
break;
case VHDL_BINOP_LT:
of << " < ";
break;
case VHDL_BINOP_GT:
of << " > ";
break;
case VHDL_BINOP_SL:
of << " sll ";
break;
case VHDL_BINOP_SR:
of << " srl ";
break;
case VHDL_BINOP_XOR:
of << " xor ";
break;
}
const char* ops[] = {
"and", "or", "=", "/=", "+", "-", "*", "<",
">", "sll", "srl", "xor"
};
of << " " << ops[op_] << " ";
(*it)->emit(of, level);
}

2
tgt-vhdl/vhdl_syntax.hh
View File

@ -62,7 +62,7 @@ private:
enum vhdl_binop_t {
VHDL_BINOP_AND,
VHDL_BINOP_AND = 0,
VHDL_BINOP_OR,
VHDL_BINOP_EQ,
VHDL_BINOP_NEQ,