luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Clean up interface of the PWire class,

Browse Source 
Properly match wire ranges.
This commit is contained in:
steve
1999-06-17 05:34:42 +00:00
parent 332a2d7ff7
commit 37b60a4c52
8 changed files with 266 additions and 165 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Module.cc
+6 -2
View File
@@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: Module.cc,v 1.1 1998/11/03 23:28:51 steve Exp $"
#ident "$Id: Module.cc,v 1.2 1999/06/17 05:34:42 steve Exp $"
#endif
# include "Module.h"
@@ -44,7 +44,7 @@ PWire* Module::get_wire(const string&name)
; cur != wires_.end()
; cur ++ ) {
if ((*cur)->name == name)
if ((*cur)->name() == name)
return *cur;
}
@@ -54,6 +54,10 @@ PWire* Module::get_wire(const string&name)
/*
* $Log: Module.cc,v $
* Revision 1.2 1999/06/17 05:34:42 steve
* Clean up interface of the PWire class,
* Properly match wire ranges.
*
* Revision 1.1 1998/11/03 23:28:51 steve
* Introduce verilog to CVS.
*