luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Do not MSB extend constants that already have a defined width. 

During elaboration certain constants were getting extended with
the MSB. This patch makes that happen only if the constant does
not have a length. At this point most should have a length so
effectively every unsigned value is extended with 0.
This commit is contained in:
Cary R 2007-11-15 14:06:07 -08:00 committed by Stephen Williams
parent ca49d7efa4
commit 3765f5f421
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
set_width.cc
View File

@ -267,10 +267,10 @@ bool NetEConst::set_width(unsigned w, bool last_chance)
if (value_.has_sign()) { if (value_.has_sign()) {
pad = value_.get(value_.len()-1); pad = value_.get(value_.len()-1);
} else if (value_.len() == 0) { /* It appears that you always have a defined length here,
pad = verinum::V0; * so this logic may be in error. */
} else if (value_.len() != 0 && !value_.has_len())
} else switch (value_.get(value_.len()-1)) { switch (value_.get(value_.len()-1)) {
case verinum::V1: case verinum::V1:
case verinum::V0: case verinum::V0:
break; break;