luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Correct wrong or misleading comments.

This commit is contained in:
Larry Doolittle 2007-07-06 12:46:32 -07:00 committed by Stephen Williams
parent a72977a7ed
commit 371c5d932d
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
elab_expr.cc
View File

@ -1193,7 +1193,7 @@ NetExpr* PEIdent::elaborate_expr_net_word_(Design*des, NetScope*scope,
NetESignal*res = new NetESignal(net, word_index);
res->set_line(*this);
// Detect that the word has a bin/part select as well.
// Detect that the word has a bit/part select as well.
index_component_t::ctype_t word_sel = index_component_t::SEL_NONE;
if (name_tail.index.size() > 1)
@ -1334,7 +1334,7 @@ NetExpr* PEIdent::elaborate_expr_net_idx_up_(Design*des, NetScope*scope,
}
/*
* Part select up, i.e. net[<m> +: <l>]
* Part select indexed down, i.e. net[<m> -: <l>]
*/
NetExpr* PEIdent::elaborate_expr_net_idx_do_(Design*des, NetScope*scope,
NetESignal*net, NetScope*found_in)const

2
elab_net.cc
View File

@ -1721,7 +1721,7 @@ NetNet* PEIdent::process_select_(Design*des, NetScope*scope,
// If there are more index items then there are array
// dimensions, then treat them as word part selects. For
// example, if this is a memory array, then array dimensions
// is 1 and
// is the first and part select the remainder.
unsigned midx, lidx;
if (! eval_part_select_(des, scope, sig, midx, lidx))
return sig;