luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Spelling fixes in .txt files

This commit is contained in:
Larry Doolittle 2015-05-20 15:46:04 -07:00 committed by Stephen Williams
parent 358bb4d5d9
commit 33c651aa00
4 changed files with 13 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ivlpp/ivlpp.txt
View File

@ -95,7 +95,7 @@ keys, with their corresponding values, are:
This is exactly the same as the "-Dname=<value>" described above. This is exactly the same as the "-Dname=<value>" described above.
I:<dir> I:<dir>
This is exctly the same as "-I<dir>". This is exactly the same as "-I<dir>".
relative include:<flag> relative include:<flag>
The <flag> can be "true" or "false". This enables "relative The <flag> can be "true" or "false". This enables "relative

2
tgt-vvp/README.txt
View File

@ -3,7 +3,7 @@ THE VVP TARGET
SYMBOL NAME CONVENTIONS SYMBOL NAME CONVENTIONS
There are some naming conventions that the vp target uses for There are some naming conventions that the vvp target uses for
generating symbol names. generating symbol names.
* wires and regs * wires and regs

12
vvp/README.txt
View File

@ -218,8 +218,8 @@ only.
The function of a UDP is defined via a table. The rows of the table The function of a UDP is defined via a table. The rows of the table
are strings which describe input states or edges, and the new output are strings which describe input states or edges, and the new output
state. Combinatorial UDPs require one character for each input, and state. Combinatorial UDPs require one character for each input, and
one character at the end for the output state. Sequential UDPs need one character at the end for the output state. Sequential UDPs need
an additional char for the current state, which is the first char of an additional char for the current state, which is the first char of
the row. the row.
@ -227,7 +227,7 @@ Any input transition or the new state must match at most one row (or
all matches must provide the same output state). If no row matches, all matches must provide the same output state). If no row matches,
the output becomes 1'bx. the output becomes 1'bx.
The output state can be specified as "0", "1", or "x". Sequential The output state can be specified as "0", "1", or "x". Sequential
UDPs may also have "-": no change. UDPs may also have "-": no change.
An input or current output state can be An input or current output state can be
@ -256,7 +256,7 @@ A combinatorial UDP is defined like this:
<type> .udp/comb "<name>", <number>, "<row0>", "<row1>", ... ; <type> .udp/comb "<name>", <number>, "<row0>", "<row1>", ... ;
<type> is a label that identifies the UDP. <number> is the number of <type> is a label that identifies the UDP. <number> is the number of
inputs. "<name>" is there for public identification. Sequential UDPs inputs. "<name>" is there for public identification. Sequential UDPs
need an additional initialization value: need an additional initialization value:
<type> .udp/sequ "<name>", <number>, <init>, "<row0>", "<row1>", ... ; <type> .udp/sequ "<name>", <number>, <init>, "<row0>", "<row1>", ... ;
@ -535,8 +535,8 @@ implicit from these numbers. The <symbol> is then the input source.
SUBSTITUTION STATEMENTS: SUBSTITUTION STATEMENTS:
The substition statement doesn't have a direct analog in Verilog, it The substitution statement doesn't have a direct analog in Verilog, it
only turns up in synthesis. It is a sorthand for forms like this: only turns up in synthesis. It is a shorthand for forms like this:
foo = <a>; foo = <a>;
foo[n] = <s>; foo[n] = <s>;

8
vvp/opcodes.txt
View File

@ -118,7 +118,7 @@ event control registers to determine when to perform the assign.
%evctl is used to set the event control information. %evctl is used to set the event control information.
* %assign/v0 <var-label>, <delay>, <bit> (XXXX Old description) * %assign/v0 <var-label>, <delay>, <bit> (XXXX Old description)
* %assign/v0/d <var-label>, <delayx>, <bit> (XXXX Old description * %assign/v0/d <var-label>, <delayx>, <bit> (XXXX Old description)
* %assign/v0/e <var-label>, <bit> (XXXX Old description) * %assign/v0/e <var-label>, <bit> (XXXX Old description)
The %assign/v0 instruction is a vector version of non-blocking The %assign/v0 instruction is a vector version of non-blocking
@ -142,8 +142,8 @@ assignments. For blocking assignments, see %set/v.
* %assign/vec4/d <var-label>, <delayx> * %assign/vec4/d <var-label>, <delayx>
* %assign/vec4/e <var-label> * %assign/vec4/e <var-label>
The %assign/vec4 instruction if a vec4 version of non-blocking The %assign/vec4 instruction is a vec4 version of non-blocking
assignment, The <delay> is the number lf clock ticks in the future assignment. The <delay> is the number of clock ticks in the future
where the assignment should schedule, and the value to assign is where the assignment should schedule, and the value to assign is
pulled from the vec4 stack. pulled from the vec4 stack.
@ -536,7 +536,7 @@ part comes from the width of the popped value, and the <off> is an
index register that contains the canonical offset where the value index register that contains the canonical offset where the value
sets written. sets written.
The %foce/vec4/off instruction will test the value if flags[4], and if The %force/vec4/off instruction will test the value of flags[4], and if
it is 1, will suppress the actual assignment. This is intended to help it is 1, will suppress the actual assignment. This is intended to help
with detection of invalid index expressions. with detection of invalid index expressions.