luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix expression widths for rvalues and parameters (PR#131,132)

Browse Source
This commit is contained in:
steve
2001-02-07 21:47:13 +00:00
parent 94a1d59817
commit 2fbc0af1ea
5 changed files with 103 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files
verinum.cc
+6 -1
View File
@@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT) && !defined(macintosh)
#ident "$Id: verinum.cc,v 1.23 2001/02/07 02:46:31 steve Exp $"
#ident "$Id: verinum.cc,v 1.24 2001/02/07 21:47:13 steve Exp $"
#endif
# include "verinum.h"
@@ -144,11 +144,13 @@ verinum& verinum::operator= (const verinum&that)
verinum::V verinum::get(unsigned idx) const
{
assert(idx < nbits_);
return bits_[idx];
}
verinum::V verinum::set(unsigned idx, verinum::V val)
{
assert(idx < nbits_);
return bits_[idx] = val;
}
@@ -688,6 +690,9 @@ verinum::V operator & (verinum::V l, verinum::V r)
/*
* $Log: verinum.cc,v $
* Revision 1.24 2001/02/07 21:47:13 steve
* Fix expression widths for rvalues and parameters (PR#131,132)
*
* Revision 1.23 2001/02/07 02:46:31 steve
* Support constant evaluation of / and % (PR#124)
*