luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove bison warning and make YACC rule match the rest

This commit is contained in:
Cary R 2015-04-27 16:25:40 -07:00
parent 352175d921
commit 2ac8a555e1
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
tgt-pcb/Makefile.in
View File

@ -85,9 +85,10 @@ pcb_config.h: stamp-pcb_config-h
fp_lex.cc: $(srcdir)/fp.lex fp_lex.cc: $(srcdir)/fp.lex
$(LEX) -s -ofp_lex.cc $(srcdir)/fp.lex $(LEX) -s -ofp_lex.cc $(srcdir)/fp.lex
fp.cc fp.h: $(srcdir)/fp.y fp.cc: $(srcdir)/fp.y
$(YACC) --verbose -t -d -o fp.cc $(srcdir)/fp.y $(YACC) --verbose -t -p fp -d -o $@ $<
mv fp.cc.h fp.h 2>/dev/null || mv fp.hh fp.h fp.h: fp.cc
mv fp.cc.h $@ 2>/dev/null || mv fp.hh $@
ifeq (@WIN32@,yes) ifeq (@WIN32@,yes)
TGTLDFLAGS=-L.. -livl TGTLDFLAGS=-L.. -livl

1
tgt-pcb/fp.y
View File

@ -1,5 +1,4 @@
%name-prefix="fp"
%pure-parser %pure-parser
%parse-param {const char*file_path} %parse-param {const char*file_path}