luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Handle constant bits in arithmetic expressions.

This commit is contained in:
steve 2001-10-14 03:24:35 +00:00
parent 393a76d57a
commit 2326672b3a
1 changed files with 18 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
tgt-vvp/eval_expr.c
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) #if !defined(WINNT)
#ident "$Id: eval_expr.c,v 1.48 2001/10/10 04:47:43 steve Exp $" #ident "$Id: eval_expr.c,v 1.49 2001/10/14 03:24:35 steve Exp $"
#endif #endif
# include "vvp_priv.h" # include "vvp_priv.h"
@ -497,6 +497,20 @@ static struct vector_info draw_binary_expr_arith(ivl_expr_t exp, unsigned wid)
assert(lv.wid == wid); assert(lv.wid == wid);
assert(rv.wid == wid); assert(rv.wid == wid);
/* The arithmetic instructions replace the left operand with
the result. If the left operand is a replicated constant,
then I need to make a writeable copy so that the
instruction can operate. */
if (lv.base < 4) {
struct vector_info tmp;
tmp.base = allocate_vector(wid);
tmp.wid = wid;
fprintf(vvp_out, " %%mov %u, %u, %u;\n", tmp.base,
lv.base, wid);
lv = tmp;
}
switch (ivl_expr_opcode(exp)) { switch (ivl_expr_opcode(exp)) {
case '+': case '+':
fprintf(vvp_out, " %%add %u, %u, %u;\n", lv.base, rv.base, wid); fprintf(vvp_out, " %%add %u, %u, %u;\n", lv.base, rv.base, wid);
@ -1270,6 +1284,9 @@ struct vector_info draw_eval_expr(ivl_expr_t exp)
/* /*
* $Log: eval_expr.c,v $ * $Log: eval_expr.c,v $
* Revision 1.49 2001/10/14 03:24:35 steve
* Handle constant bits in arithmetic expressions.
*
* Revision 1.48 2001/10/10 04:47:43 steve * Revision 1.48 2001/10/10 04:47:43 steve
* Support vectors as operands to logical and. * Support vectors as operands to logical and.
* *