luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added warning when a latch enable is a synthesised expression.

This commit is contained in:
Martin Whitaker 2016-03-12 11:21:23 +00:00
parent c0542af6bf
commit 22bc798696
1 changed files with 10 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
synth2.cc
View File

@ -1594,6 +1594,13 @@ bool NetProcTop::synth_async(Design*des)
<< nex_set[idx].lnk.nexus()->pick_any_net()->name() << nex_set[idx].lnk.nexus()->pick_any_net()->name()
<< "'." << endl; << "'." << endl;
if (enables.pin(idx).nexus()->pick_any_net()->local_flag()) {
cerr << get_fileline() << ": warning: The latch "
"enable is connected to a synthesized "
"expression. The latch may be sensitive "
"to glitches." << endl;
}
if (debug_synth2) { if (debug_synth2) {
cerr << get_fileline() << ": debug: " cerr << get_fileline() << ": debug: "
<< "Top level making a " << "Top level making a "