luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

vec4 non-blocking assign to array swapped delay and part offset!

This commit is contained in:
Stephen Williams 2014-01-21 20:58:48 -08:00
parent 9c1dcad994
commit 20d415463a
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tgt-vvp/vvp_process.c
View File

@ -166,8 +166,8 @@ static void assign_to_array_word(ivl_signal_t lsig, ivl_expr_t word_ix,
fprintf(vvp_out, " %%ix/mov 3, %u;\n", word_ix_reg);
clr_word(word_ix_reg);
}
fprintf(vvp_out, " %%assign/vec4/a/d v%p, %d, %d;\n", lsig,
delay_index, part_off_reg);
fprintf(vvp_out, " %%assign/vec4/a/d v%p, %d, %d;\n",
lsig, part_off_reg, delay_index);
clr_word(part_off_reg);
clr_word(delay_index);
@ -187,8 +187,8 @@ static void assign_to_array_word(ivl_signal_t lsig, ivl_expr_t word_ix,
fprintf(vvp_out, " %%ix/mov 3, %u;\n", word_ix_reg);
clr_word(word_ix_reg);
}
fprintf(vvp_out, " %%assign/vec4/a/d v%p, %d, %u;\n", lsig,
part_off_reg, delay_index);
fprintf(vvp_out, " %%assign/vec4/a/d v%p, %d, %u;\n",
lsig, part_off_reg, delay_index);
clr_word(delay_index);
}