luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Forgot to invert nand output.

This commit is contained in:
steve 2006-05-01 20:47:03 +00:00
parent a19efe181b
commit 1ef91f800f
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
vvp/reduce.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: reduce.cc,v 1.3 2006/05/01 18:44:08 steve Exp $" #ident "$Id: reduce.cc,v 1.4 2006/05/01 20:47:03 steve Exp $"
#endif #endif
# include "compile.h" # include "compile.h"
@ -134,7 +134,7 @@ void vvp_reduce_nand::recv_vec4(vvp_net_ptr_t prt, const vvp_vector4_t&bit)
for (unsigned idx = 0 ; idx < bit.size() ; idx += 1) for (unsigned idx = 0 ; idx < bit.size() ; idx += 1)
res = res & bit.value(idx); res = res & bit.value(idx);
vvp_vector4_t rv (1, res); vvp_vector4_t rv (1, ~res);
vvp_send_vec4(prt.ptr()->out, rv); vvp_send_vec4(prt.ptr()->out, rv);
} }
@ -241,6 +241,9 @@ void compile_reduce_xnor(char*label, struct symb_s arg)
/* /*
* $Log: reduce.cc,v $ * $Log: reduce.cc,v $
* Revision 1.4 2006/05/01 20:47:03 steve
* Forgot to invert nand output.
*
* Revision 1.3 2006/05/01 18:44:08 steve * Revision 1.3 2006/05/01 18:44:08 steve
* Reduce steps to make logic output. * Reduce steps to make logic output.
* *