luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 13:57:18 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'master' into verilog-ams

Browse Source
This commit is contained in:
Stephen Williams
2008-08-29 19:03:34 -07:00
parent b292a5fc05 8d21c0390e
commit 1ca8241b88
85 changed files with 7716 additions and 521 deletions
Download Patch File Download Diff File Expand all files Collapse all files
elab_net.cc
+1 -1
View File
@@ -2327,7 +2327,7 @@ NetNet* PEIdent::elaborate_net_array_(Design*des, NetScope*scope,
} while (0);
#else
if (name_tail.index.size() > sig->array_dimensions())
tmp = process_select_(des, scope, sig);
tmp = process_select_(des, scope, tmp);
#endif
return tmp;