luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add support for vec4 darray initialisation from an array pattern. 

This was just a missing case label in tgt-vvp.
This commit is contained in:
Martin Whitaker 2017-10-08 13:55:55 +01:00
parent 8a36849fda
commit 1aeaafa96c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tgt-vvp/eval_object.c
View File

@ -82,6 +82,7 @@ static int eval_darray_new(ivl_expr_t ex)
unsigned idx; unsigned idx;
switch (ivl_type_base(element_type)) { switch (ivl_type_base(element_type)) {
case IVL_VT_BOOL: case IVL_VT_BOOL:
case IVL_VT_LOGIC:
for (idx = 0 ; idx < ivl_expr_parms(init_expr) ; idx += 1) { for (idx = 0 ; idx < ivl_expr_parms(init_expr) ; idx += 1) {
draw_eval_vec4(ivl_expr_parm(init_expr,idx)); draw_eval_vec4(ivl_expr_parm(init_expr,idx));
fprintf(vvp_out, " %%ix/load 3, %u, 0;\n", idx); fprintf(vvp_out, " %%ix/load 3, %u, 0;\n", idx);