luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Removed some dead code.

This commit is contained in:
Martin Whitaker 2016-02-23 11:58:27 +00:00
parent f9f51db7ba
commit 1a78784205
1 changed files with 0 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
elaborate.cc
View File

@ -105,24 +105,6 @@ void PGAssign::elaborate(Design*des, NetScope*scope) const
return;
}
#if 0
// MTW, 01-Mar-2013. The expression elaboration rework should have
// ensured that this can no longer occur. Leaving this here for the
// moment, but it should be safe to remove it.
if (type_is_vectorable(rval_expr->expr_type())
&& type_is_vectorable(lval->data_type())
&& rval_expr->expr_width() < lval->vector_width()) {
if (debug_elaborate) {
cerr << get_fileline() << ": debug: "
<< "r-value expressions width "<<rval_expr->expr_width()
<< " of " << (rval_expr->has_sign()? "signed":"unsigned")
<< " expression is to small for l-value width "
<< lval->vector_width() << "." << endl;
}
rval_expr = pad_to_width(rval_expr, lval->vector_width(), *this);
}
#endif
NetNet*rval = rval_expr->synthesize(des, scope, rval_expr);
if (rval == 0) {